




25.175MHz Pixel Clock




Horizontal Address (Pixel) Counter




Vertical Address (Line) Counter



Horizontal Sync Pulse Generation




Vertical Sync Pulse Generation



Unused Flip-Flop


Copyright 2019 Debug Innovations Ltd. All Rights Reserved.

Title TTL Terminal, H/V count & sync signals		
Size A4	Number	Revision V1.1
Date: 10-Feb-2020	Sheet of	
File: C:\PCBs\VGA_Display\VGA_Terminal	Drawn By:	




Copyright 2019 Debug Innovations Ltd. All Rights Reserved.

Title TTL Terminal, Character RAMs		
Size A3	Number	Revision V1.1
Date: 10-Feb-2020	Sheet of	
File: C:\PCBs\VGA Display\VGA Terminal	Drawn By:	



Copyright 2019 Debug Innovations Ltd. All Rights Reserved.

Title TTL Terminal, Font RAM & Pixel Reg		
Size A3	Number	Revision V1.1
Date: 10-Feb-2020	Sheet of	
File: C:\PCBs\VGA Display\VGA Terminal	Drawn By:	



Copyright 2019 Debug Innovations Ltd. All Rights Reserved.

Title TTL Terminal, CPU & Keyboard		
Size A4	Number	Revision V1.1
Date: 10-Feb-2020	Sheet of	
File: C:\PCBs\VGA_Display\VGA_Terminal	Drawn By:	