






XOSC1
25.175MHz


25.175MHz Pixel Clock




Horizontal Address (Pixel) Counter



Vertical Address (Line) Counter



Horizontal Sync Pulse Generation




Vertical Sync Pulse Generation


Copyright 2019-2023 Debug Innovations Ltd. All Rights Reserved.

Title TTL Terminal, H/V count & sync signals		
Size A4	Number	Revision V1.2
Date: 13-Mar-2023	Sheet of	
File: C:\PCBs\Computing\TTL Terminal\TTL Terminal V1.2.ddb	Terminal	


CPU Address Buffers







Video Address Buffers



Character RAMs




Video Data Read Buffers



CPU Data Write Buffers

CPU Data Read Buffers


Unused gates



RAM Timing Generation


Copyright 2019-2023 Debug Innovations Ltd. All Rights Reserved.

Title		
TTL Terminal, Character RAMs		
Size	Number	Revision
A3		V1.2
Date:	13-Mar-2023	Sheet of
File:	C:\PCBs\Computing\TTL Terminal\TTL Terminal B1.2.ddb	



Copyright 2019-2023 Debug Innovations Ltd. All Rights Reserved.

Title TTL Terminal, Font RAM & Pixel Reg		
Size A3	Number	Revision V1.2
Date: 13-Mar-2023	Sheet of	
File: C:\PCBs\Computing\TTL Terminal\TTL Terminal Bt.2.ddb		



Copyright 2019-2023 Debug Innovations Ltd. All Rights Reserved.

Title TTL Terminal, CPU & Keyboard		
Size A4	Number	Revision V1.2
Date: 13-Mar-2023	Sheet of	
File: C:\PCBs\Computing\TTL Terminal\TTL Terminal V1.2.ddb	Drawn By	